

---

9/19/5 DIALOG(R)File 351:Derwent WPI (c) 2003 Thomson Derwent. All rts. reserv.

014549285    \*\*Image available\*\*

WPI Acc No: 2002-369988/200240

XRAM Acc No: C02-104730

**Method for forming isolation layer of semiconductor device**

Patent Assignee: HYNIX SEMICONDUCTOR INC (HYNI-N)

Inventor: DONG C D; KIM D J; PARK S U

Number of Countries: 001    Number of Patents: 001

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
KR 2001108828	A	20011208	KR 200029766	A	20000531	200240    B

Priority Applications (No Type Date): KR 200029766 A 20000531

Patent Details:


Patent No	Kind	Lan Pg	Main IPC	Filing Notes
KR 2001108828	A	1	H01L-021/76	

Abstract (Basic): KR 2001108828 A

**NOVELTY** - An isolation layer formation method is provided to reduce a parasitic transistor and a leakage current by rounding edge portions of an STI(Shallow Trench Isolation).

**DETAILED DESCRIPTION** - After sequentially forming and patterning a pad oxide(12) and a pad nitride(13) on a silicon substrate(11), a shallow trench region is defined. The top edges of the shallow trench are opened to 100-200 Angstrom by blanket-etching of the pad nitride(13). The edges of top and bottom portions of the shallow trench are rounded by an RTA(Rapid Thermal Annealing) under hydrogen(H<sub>2</sub>) gas atmosphere. After forming a liner oxide(14) on the resultant structure, an HDP (High Density Plasma) oxide (15) is filled and densified.

pp; 1 DwgNo 1/10



Title Terms: METHOD; FORMING; ISOLATE; LAYER; SEMICONDUCTOR; DEVICE

Derwent Class: L03; U11

International Patent Class (Main): H01L-021/76

File Segment: CPI; EPI

Manual Codes (CPI/A-N): L04-C07; L04-C12A; L04-C12B; L04-C12C; L04-C16A

Manual Codes (EPI/S-X): U11-C08A2

Derwent WPI (Dialog® File 351): (c) 2003 Thomson Derwent. All rights reserved.

---

© 2003 The Dialog Corporation